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Advances in microelectronic parts performance are driving towards finer feature sizes, three-dimensional
geometries and ever-increasing number of transistor equivalents that are resulting in increased die sizes
and interconnection (110) counts. The resultant packaging necessary to provide assemble-ability,
environmental protection, testability and interconnection to the circuit board for the active die creates
major challenges, particularly for space applications, Traditionally, NASA has used hermetically
packaged microcircuits whenever available but the new demands make hermetic packaging less and less
practical at the same time as more and more expensive, Some part types of great interest to NASA
designers are currently only available in non-hermetic packaging. It is a far more complex quality and
reliability assurance challenge to gain confidence in the long-term survivability and effectiveness of non-
hermetic packages than for hermetic ones. Although they may provide more rugged environmental
protection than the familiar Plastic Encapsulated Microcircuits (PEMs), the non-hermetic Ceramic
Column Grid Array (CCGA) packages that are the focus of this presentation present a unique
combination of challenges to assessing their suitability for spaceflight use. The presentation will discuss
the bases for these challenges, some examples of the techniques proposed to mitigate them and a
proposed approach to a US MIL specification Class for non-hermetic microcircuits suitable for space
application, Class Y, to be incorporated into M. IL-PRF-38535. It has recently emerged that some major
packaging suppliers are offering hermetic area array packages that may offer alternatives to the non-
hermetic CCGA styles but have also got their own inspectability and testability issues which will be
briefly discussed in the presentation,
https://ntrs.nasa.gov/search.jsp?R=20110008560 2019-08-30T15:11:16+00:00Z
JAXA Microelectronics Workshop 23	 €VationalAeronautics
and Space Administration
The Assurance Challenges of
Advanced Packaq inq Technologies for
Electronics
Michael J. Sampson, NASA GSFC
Co-Manager NASA Electronic Parts and Packaging
Program
michael.j.sampson@nasa.gov
httpm.//nepp.nasa.gov
Pass Nation
D ielecFric
Etch Stop Layer
Dielectric Capping Layer
Copper Conductor withBarrie Nucleation Layer
Pre-Metal Dielectric
Tungsten Contact Plug
—^ IE-- ? mt i Pitch
Outline
• What is Electronic Packaging?
• Why Package Electronic Parts? Global
• Evolution of Packaging
• New Application Challenges	 Intermediate
and Solutions	 Metal 
Associated Assurance Challenges
N E P P Activities
The Class Y Concept and Possible Extensions
Embedded Technologies
NEPP Activities
What is Electronic Packaging?
• Electronic "Packaging" can have two basic
meanings:
- First (Part) Level: The "envelope" of protection
surrounding an active electronic element, and also the
termination system to connect it to the outside world
- Second and Higher Levels: The assembly of parts to
boards, boards to slices, slices to boxes, boxes to
systems, instruments and spacecraft
• This discussion covers examples of both
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• To protect the active element against:
Handling
- Shock and vibration
- Contamination
- Light penetration or emission
• To provide a suitable system to make connection
between the element and the printed wiring board
• To prevent conductive parts of the element from
coming in contact with other conductive
surfaces, unless intended
Envelope: Glass,	 Active Element (Die)
Ceramic or Plastic
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Package Options -Hermetic?
• once, hermetic packages were the preferred option
• Now, few hermetic options for latest package technologies
— Development of new hermetic options unattractive
=Very high Non Recurring Expenses
*Very high technical difficulty
-Very low volume
*Demanding customers
• Market is driven by consumer products
— Low cost
— High volume
— Rapid turnover	 lion hermetic, mostly plastic
— "Green"
— Minimized size j
• New hermetic technologies may become available but
timing is uncertain
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The "General" Package
Typically, packages consist of the same basic
features but achieve there in many ways:
- Functional elements - active die, passives etc.
- Interconnects between elements (2 or more elements)
- A substrate
- Interconnects to the external 110 of the package
- A protective package
- Interconnects to the next higher level of assembly
—Lunar Reconnaissance Orbiter (LRO), Built at GSFC,
Launched with LCROSS, June 18,2009
Continuous Packaging Challenges
• 1/0 s, increasing number, decreasing pitch
• Heat Dissipation, (especially in space)
• Manufacturability
• Materials
• Mechanical
• Installation
• Testability
• Inspectability
• RoHS (Pb-free)
• (Space Environment)
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Commercial, Non-hermetic Package (PBGA*)
Substrate
Multi-layer	 r-- Encapsulation Flip ChipDie Bump
Capacitor,
Resistor etc	 Die
Pb-free
Design Drivers:	 Ball
• High llo count
• Large die
• Environmental protection
= Performance/Speed
• Ancillary parts
Underfill
Commercial Drivers:
• Low cost
• High volume PBGA: Plastic
Ball Grid Array
• Limited life
• Automated installation
• Compact
Space Challenges for Complex
Vacuum:
	 ikon-hermetic Packages
— Outgassing, offgassing, property deterioration
• Foreign Object Debris (FOD)
— From the package threat to the system, or a threat to the package
• Shock and vibration
— During launch, deployments and operation
• Thermal cycling
— Usually small range; high number of cycles in Low Earth Orbit (LEO)
• Thermal management
— Only conduction and radiation transfer heat
• Thousands of interconnects
— Opportunities for opens, intermittent - possibly latent
• Low volume assembly
— Limited automation, lots of rework
• Long life
— Costs for space are high, make the most of the investment
• Novel hardware
— Lots of "one offs"
• Rigorous test and inspection
— To try to find the latent threats to reliability
ONE STRIKE
AND YOU'RE
OUT!
s
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Non-hermetic Package, With"Space" Features
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vacuum Lbw outloff-gassing materials. Ceramics vs polymers.
Shock and vibration Compliant / robust interconnects - wire bonds, solder balls, columns, conductive polymer
Thermal cycling Compkiant/robust interconnects, matched thermal expansion coefficients
Thermal management Heat spreader in the lid and/or substrate, thermally conductive materials
Thousands of Process 'cbntrol, planarity, sotderabilty substrate design
interconnects
Low volume assembly Remains a challenge
Long life Good design,:materials; parts and process control
Novel hardware Test, test, test	 ColumnGrid Array
Rigorous test and Testability and inspectability will always be challenges
inspection 10
Hermeticity
• NASA prefers hermetic packages for critical
applications
• Hermeticity is measureable, assuring package
integrity
• Only 3 tests provide assurance for hermetic
package integrity:
-- Hermeticity - nothing bad can get in
- Residual or Internal gas analysis - nothing bad is inside
- Particle Impact Noise Detection - no FOD inside
• NON-HERMETIC PACKAGE INTEGRITY IS HARD
TO ASSESS - NO 3 BASIC TESTS
• Non-hermetic packages expose materials'
interfaces that are locked away in hermetic ones
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But What is Hermetic?
Per M L-PRF-38534 Appx E and 38535 Appx A,
hermetic packages must consist of metals, ceramic
and glass in combinations ONLY, no polymerics
• //Meets aggressive leak rate test limits
- Verifies low rate of gas escape/ atmospheric interchange
- Even so, small volume packages meeting "tight limits"
theoretically exchange their atmosphere very quickly:
•0.007 cc, exchanges 93% in 7 month at 5X10$ atmosphere/cclseci
-1.Occ, 96% in 10 years at 1 X 10-8
- Even large packages with quite small leaks can surprise
• 10 cc, 96% in 1 year at 1X 10-61
For applications in space vacuum why care?
- Risk for contamination on the ground
- Risk for outgassing in vacuum
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Non-hermetic Package Variations
• Current and future package options prix and match
elements in almost infinite combinations
Elements include:
— Wire bonds
— Ball interconnects
— Solder joints
— Conductive epoxies
Vias
Multi-layer substrates
Multiple chips, active and passive (hybrid?)
Stacking of components
Embedded actives and passives
Polymers
Ceramics
Enclosureslencapsulants
Thermal control features
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Some Large Device Package Options
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2 Die Stack
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Some Large Device Package Options
From Amkor's Website http:/lwww.amkor.com/go/packagrng
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More Complexity is Coming
• Stacking of chips to provide a third dimension of
density and complexity
- Stacking of Field Programmable Gate Arrays (FPGAs)
appears imminent
- Stacking of memory die is "old hat"
- Through-silicon vias instead of bond wires
*Maintain speed and allow lots of I/Os
High volumetric efficiency
- Significant manufacturability challenges
=Material and dimensional interfaces
*Testability
- Significant usability challenges
*Design complexity
=Handling, testing, rework/replace, risk management
*Cost versus benefit trades
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MIL=PRF=38535, Class Y
• "Y Not" Non-hermetic for Space?
• Proposed new class for M38535, monolithic microcircuits
• Class Y will be for Space level non-hermetic
• Class V will be defined as hermetic only
• Addition to Appendix B, "Space Application"
• Package-specific "integrity" test requirements proposed by
manufacturer, approved by DLA* and government space
• The Package Integrity Test Plan must address.
— Potential materials degradation
Interconnect reliability
— Thermal management
-- Resistance to processing stresses
— Thermo-mechanical stresses
• G12 Task Group established 01113101
MIL spec qualifying activity Defense Logistics Agency, Land and Maritime
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1980's
Level 2 Packaging Evolution
Surface Mount
1950's
Surface fount with Embedded C or R Layer
1990's
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Embedded Technologies +and -
• Advantages:
- Increases volumetric efficiency reduces parts count on
Printed Wiring Board (PWB) surface
- Enhances performance speed
- Increases reliability (reduces number of solderjoints)
- Distributes heat more evenly
- Aids high volume production and reduces cost
• challenges:
- Design/layout introduces constraints, complicates re-spin
- PWB quality - more difficult PWB fabrication
- PWB robustness --- material mismatches
- Testing - can't access individual parts
- Rework and repair -- problems buried inside PWB
- "One-offs"
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NEPP Activities
• Continuous surveillance of emerging trends
• Have evaluated embedded passives
- Partnering with Navy Crane
- Quite mature technologies, bulk capacitive layer
- Works but "space" low quantities a challenge
• Have tried to evaluate a novel, flexible, embedded
active-die technology
- Considerable promise
- Beset by technical problems, particularly die thinning
- Consider revisiting as technology improves
• Initial evaluations of technical readiness of die
thinning, through-hole vias and advance die
stacking are needed
• Continue development of Class Y concept
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